{"created":"2023-07-25T10:31:27.480424+00:00","id":10878,"links":{},"metadata":{"_buckets":{"deposit":"d1d1be14-35fb-4746-ae50-c2053fb23a18"},"_deposit":{"created_by":4,"id":"10878","owners":[4],"pid":{"revision_id":0,"type":"depid","value":"10878"},"status":"published"},"_oai":{"id":"oai:naist.repo.nii.ac.jp:00010878","sets":["34:38"]},"author_link":["31474"],"item_11_alternative_title_1":{"attribute_name":"その他のタイトル","attribute_value_mlt":[{"subitem_alternative_title":"HDLベース・チェックポインティングを用いるディペンタブルかつスケーラブルなFPGA計算基盤","subitem_alternative_title_language":"ja"},{"subitem_alternative_title":"HDL ベース チェック ポインティング オ モチイル ディペンタブル カツ スケーラブル ナ FPGA ケイサン キバン","subitem_alternative_title_language":"ja-Kana"}]},"item_11_biblio_info_8":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2018-03-23","bibliographicIssueDateType":"Issued"}}]},"item_11_date_granted_18":{"attribute_name":"学位授与年月日","attribute_value_mlt":[{"subitem_dategranted":"2018-03-23"}]},"item_11_degree_grantor_17":{"attribute_name":"学位授与機関","attribute_value_mlt":[{"subitem_degreegrantor":[{"subitem_degreegrantor_language":"ja","subitem_degreegrantor_name":"奈良先端科学技術大学院大学"}],"subitem_degreegrantor_identifier":[{"subitem_degreegrantor_identifier_name":"14603","subitem_degreegrantor_identifier_scheme":"kakenhi"}]}]},"item_11_degree_name_16":{"attribute_name":"学位名","attribute_value_mlt":[{"subitem_degreename":"博士(工学)","subitem_degreename_language":"ja"}]},"item_11_description_15":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"subitem_description":"text","subitem_description_type":"Other"}]},"item_11_dissertation_number_19":{"attribute_name":"学位授与番号","attribute_value_mlt":[{"subitem_dissertationnumber":"甲第1507号"}]},"item_11_identifier_registration":{"attribute_name":"ID登録","attribute_value_mlt":[{"subitem_identifier_reg_text":"10.34413/dr.01507","subitem_identifier_reg_type":"JaLC"}]},"item_11_publisher_9":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"奈良先端科学技術大学院大学"}]},"item_11_text_10":{"attribute_name":"出版者別名","attribute_value_mlt":[{"subitem_text_value":"Nara Institute of Science and Technology"}]},"item_11_text_21":{"attribute_name":"電子化ID","attribute_value_mlt":[{"subitem_text_value":"R014347"},{"subitem_text_value":"R014265"}]},"item_11_version_type_13":{"attribute_name":"著者版フラグ","attribute_value_mlt":[{"subitem_version_resource":"http://purl.org/coar/version/c_970fb48d4fbd8a85","subitem_version_type":"VoR"}]},"item_access_right":{"attribute_name":"アクセス権","attribute_value_mlt":[{"subitem_access_right":"open access","subitem_access_right_uri":"http://purl.org/coar/access_right/c_abf2"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Vu, Hoang-Gia","creatorNameLang":"en"}],"nameIdentifiers":[{"nameIdentifier":"31474","nameIdentifierScheme":"WEKO"}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2023-03-07"}],"displaytype":"detail","filename":"R014265.pdf","filesize":[{"value":"1.6 MB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"fulltext","objectType":"fulltext","url":"https://naist.repo.nii.ac.jp/record/10878/files/R014265.pdf"},"version_id":"916d55e9-e06c-4447-a4c1-a2abce732b24"},{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2023-03-07"}],"displaytype":"detail","filename":"R014347.pdf","filesize":[{"value":"200.9 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"abstract","objectType":"abstract","url":"https://naist.repo.nii.ac.jp/record/10878/files/R014347.pdf"},"version_id":"e9674b32-9a04-42f6-8539-2ee02076823b"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"FPGA computing","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"checkpointing","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"multitasking","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"task migration","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"dependability","subitem_subject_language":"en","subitem_subject_scheme":"Other"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"doctoral thesis","resourceuri":"http://purl.org/coar/resource_type/c_db06"}]},"item_title":"Dependable and Scalable FPGA Computing Using HDL-based Checkpointing.","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Dependable and Scalable FPGA Computing Using HDL-based Checkpointing.","subitem_title_language":"en"}]},"item_type_id":"11","owner":"4","path":["38"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2018-04-17"},"publish_date":"2018-04-17","publish_status":"0","recid":"10878","relation_version_is_last":true,"title":["Dependable and Scalable FPGA Computing Using HDL-based Checkpointing."],"weko_creator_id":"4","weko_shared_id":-1},"updated":"2023-09-05T10:06:02.534951+00:00"}