## Sequential Test Generation Based on Circuit Pseudo-Transformation

Satoshi Ohtake

Tomoo Inoue

Hideo Fujiwara

Graduate School of Information Science, Nara Institute of Science and Technology Ikoma, Nara 630-01, JAPAN

#### Abstract

The test generation problem for a sequential circuit capable of generating tests with combinational test generation complexity can be reduced to that for the combinational circuit formed by replacing each  $\mathcal{A} = \mathcal{A}$ in the sequential circuit by a wire. In this paper, we consider an application of this approach to general sequential circuits. We propose a test generation method using circuit pseudo-transformation technique: given a sequential circuit, we extract a subcircuit with balanced structure which is capable of generating tests with combinational test generation complexity, replace each FF in the subcircuit by wire, generate test sequences for the transformed sequential circuit, and  $\hat{\mu}$ nally obtain test sequences for the original sequential  $circuit.$  We also estimate the effectiveness of the proposed method by experiment with ISCAS'89 benchmark *circuits*.

## <sup>1</sup> Introduction

Test generation for sequential circuits is a wellknown hard problem, and is considerably difficult compared to that for combinational circuits[1]. The search space of test generation for a sequential circuit depends on the state space of the sequential circuit and hence on the number of FFs of the circuit. If the number of FFs can be reduced, the sequential test generation time will be reduced. In order to reduce the number of FFs in a sequential circuit tentatively during test generation for the sequential circuit, we shall propose circuit pseudo-transformation(CPT for short). CPT changes a circuit under consideration into a different circuit whose test generation is easier than the original one, where the circuit is not changed physically but is just transformed tentatively only during test generation. A test generation method for sequential circuits based on CPT consists of the following three steps: given a circuit, transform the circuit by CPT, generate a test sequence for the transformed circuit, and make a test sequence for the original circuit from the test sequence obtained for the transformed circuit. The software transforma*tion*, presented by Balakrishnan and Chakradhar $[2]$ , is a CPT based on retiming technique[3]. Though the software transformation can reduce the number of FFs, transformed circuits are not sufficiently easy to generate test sequences.

The test generation problem for a sequential cir-

cuit capable of generating tests with combinational test generation complexity can be reduced to that for the combinational circuit formed by replacing each FF in the sequential circuit by a wire. Balanced structures[4] and internally balanced structures [5] are known as sequential circuits capable of generating tests with combinational test generation complexity. In this paper, we shall present a test generation method using a CPT called combinational circuit pseudo-transformation(CCPT for short). CCPT consists of two steps: find a balanced subcircuit in a given circuit, and replace each FF in the subcircuit by a wire. The subcircuit by a wire. The test in the test generation method using this CCPT has the following three steps: given a sequential circuit, transform the circuit by CCPT, generate a test sequence for the transformed circuit, and make the sequence for the original circuit from the generated sequence. Since the number of FFs in the transformed circuit is smaller than that in the original circuit, it will be expected to reduce the test generation time and to increase the fault coverage by this transformation. Although the test generation method requires a circuit (physical) modification, which adds a hold mode to some FFs, the hardware overhead is negligible and the performance degradation dose not occur.

This paper is organized as follows: Section 2.1 proposes the decomposes to complete the contract transformation of  $\mathcal{C}$ mation, k-clock hold sequence transformation and k clock hold testing are proposed in Section 2.2, 2.3 and 2.4, respectively, to use the test sequence of the transformed circuit by CCPT as a test sequence of the original circuit. Section 3 presents testability preservation of both CCPT and that of  $k$ -clock hold transformation, and describes the reducibilities of test generation problems. Section 4 presents a test generation method based on CCPT and estimates the effectiveness of the method by experiment with ISCAS'89 benchmark circuits. The experimental results show that the proposed method can reduce test generation time for most circuits and can increase the fault coverage for several *circuits* 

#### 2 <sup>2</sup> Circuit Pseudo-Transformations

If a transformation modifies both the hardware design of a circuit and the circuit model for test generation, the transformation is said to be *circuit trans* $formation (CT)$ . On the other hand, a transformation which only modifies the circuit model for test gener-



Figure 1: Sequential circuit S.



Figure 2: Kernel circuit  $S^K$ and set of external FFs  $Q_E$ .

ation is called circuit pseudo-transformation and de fined as follows.

Definition 1 A transformation which transforms "tentatively" a circuit into another circuit is said to be circuit pseudo-transformation(CPT). Here, "tentatively" means that the circuit model for test generation is modied tentatively during test generation but the hardware design of the circuit is not changed.  $\Box$ 

As one of the CPTs, we shall propose combinational circuit pseudo-transformation( $\text{CCPT}$ ) in Section 2.1. The CCPT can reduce the number of FFs in a sequential circuit. We shall consider a test generation method based on CCPT. We expect that the test generation time for a circuit which is obtained by CCPT is less than the original circuit. We shall present such a test generation method using CCPT in Section 4. A test sequence which is obtained by the test generation method using CCPT can not be used as a test sequence for the original (before CCPT) circuit. In order to use the generated sequence as a test sequence for the original circuit, we shall propose a CT (called d-clock hold transformation) in Section 2.2 and a sequence transformation for the obtained test sequence (called k-clock hold sequence transformation) in Section 2.3.

# 2.1 Combinational Circuit Pseudo-Trans-

Let S be a sequential circuit (see Figure 1). Let  $Q$ be the set of all  $F$  and  $\mathcal{L}$  in S and let  $\mathcal{L}$  be a subset of  $\mathcal{L}$  and  $\mathcal{L}$ An FF in Qe is said to be an external  $\sim$  and  $\sim$ in  $q_1 = q_2 = q_1$  , is said to be an internal firm  $\mathbf{r} = \mathbf{r}$ 

 $\mathbf{D}$  chanced  $\mathbf{D}$  and  $\mathbf{E}$  and  $\mathbf{E}$  and  $\mathbf{E}$  are  $\mathbf{E}$  and  $\mathbf{E}$  are  $\mathbf{E}$ replacement each external FFs in Section in Section 1 and 20 put/output, in <sup>S</sup> is said to be a kernel circuit of <sup>S</sup> (see Figure 2). The inputs to the kernel circuit from external FFs is said to be pseudo-inputs. Similarly, the outputs from the kernel circuit to external FFs is said to be pseudo-outputs. The inputs of the ker-



**Figure 3:** Sequential circuit  $S$ 



Figure 4: (a) normal clock, (b) k-clock, (c) normal FF, and (d)  $k$ -clock hold FF.

nel circuit are primary inputs of <sup>S</sup> and pseudo-inputs from external FFs. Similarly, the outputs of the kernel circuit are primary outputs of  $S$  and pseudo-outputs to external FFs. <sup>2</sup>

The process to determine external FFs and a kernel circuit for a circuit is called partitioning. If a sequential circuit has no feedback loops, the circuit is said to be an acyclic structure. In the rest of this paper, we assume that the kernel circuit is an acyclic structure. Suppose a path  $P$  from an input to an output of a circuit. The number of FFs in  $\overline{P}$  is said to be the sequential depth of  $P$ . The largest sequential depth in the kernel circuit is said to be the sequential depth of the kernel circuit.

Suppose that a sequential circuit  $S$  is partitioned into a kernel circuit and several external FFs (see Figure 2). Then, we can define *combinational circuit* pseudo-transformation as follows.

**Definition 3** A circuit pseudo-transformation  $T$  that transforms S into a circuit  $S<sup>T</sup>$  by replacing each internal FF by a wire is said to be combinational circuit pseudo-transformation(CCPT) (see Figure 3). <sup>2</sup>  $\Box$ 

## 2.2 d-Clock Hold Transformation

We suppose that a sequential circuit is synchronized by a single system clock, called a normal clock (see Figure  $4(a)$ ). An FF to which the normal clock is supplied is said to be a *normal FF* (see Figure  $4(c)$ ). We define  $k$ -clock and  $k$ -clock hold  $\hat{F}Fs$  as follows. **Definition 4** Let  $k$  be a positive integer. A clock that generates pulses at every  $(k + 1)$ -th cycle of the normal clock is said to be a k-clock (see Figure 4(b)).

**Definition 5** Let  $k$  be a positive integer. An FF to which the  $k$ -clock is supplied is said to be a  $k$ -clock *hold*  $FF$  (see Figure 4(d)).

The  $k$ -clock hold FF holds a current data during  $k$ cycles and loads a new data at the next cycle.



**Figure 5:** Sequential circuit  $S$ 



Figure 6: k-clock hold sequence transformation.

Let  $S$  be a sequential circuit (see Figure 1). Suppose that circuit  $S$  is partitioned into a kernel circuit and external FFs (see Figure 2). Let <sup>d</sup> be the sequentime original to this accuracy circuit. The can define a control of the control of the control of the control o  $d$ -clock hold transformation as follows.

**Definition 6** A circuit transformation  $H$  that transforms  $S$  into a sequential circuit  $S^+$  by replacing each  $\overline{S}$ external FF by the d-clock hold FF is said to be  $\tilde{d}$ -clock hold transformation (see Figure 5).

Note that the d-clock hold transformation requires a hardware design modication. The hardware design modication will be described in Section 2.4.

#### $2.3$ k-Clock Hold Sequence Transformation

Suppose a sequence <sup>t</sup> whose length is a multiple of  $k + 1$ , where k is a positive integer. Let  $t_i(i = 1, 2, ..., n)$  be the *i*th vector in *t*, where *n* is the length  $(n, n)$  be the *i*th vector in t, where n is the length of  $t$ . Then, we can define a  $k$ -clock hold sequence as follows.

**Definition 7** For any integer  $i, j$  and  $m$  such that  $1 \leq m \leq n/(k + 1)$  and  $(m - 1)(k + 1) < i \leq m(k + 1)$ 1)  $\wedge$  ( $m = 1$ )( $\kappa + 1$ )  $\leq j \leq m(\kappa + 1)$   $\wedge$  i  $\neq$  j, if  $t_i = t_j$ , sequence t is said to be  $\overline{a}$  k-clock hold sequence.

Let t be a sequence of vectors. Let  $t_i(i = 1, 2, \ldots, n)$ be the *i*th vector of  $t$ , where  $n$  is the number of vectors in  $t$ . Let  $k$  be a positive integer. Let  $t^k$  be a  $k$ -clock hold sequence and let  $t_l^*(l=1,2,\ldots,n(k+1))$  be the  $\iota$ th vector in  $\iota^*$ , where  $n(\kappa+1)$  is the number of vector in  $t^*$  . Then, we can denne  $\kappa$  clock hold sequence transformation as follows.

**Definition 8** Let  $M$  be a sequence transformation. For any integer i, j such that  $(i - 1)(k + 1) < j \leq$  $i(k+1)$ , if  $t_i^u = t_i$ , M is said to be  $k$ -clock hold sequence  $\sim$ transformation. <sup>2</sup>  $\Box$ 

#### $2.4$ d-Clock Hold Testing

Let  $S$  be a sequential circuit (see Figure 1). Suppose that a sequential circuit  $S$  is partitioned into a kernel circuit and external FFs (see Figure 2). Let <sup>d</sup>

be the sequential depth of the kernel circuit. Let  $S<sup>H</sup>$ be a sequential circuit which is obtained from <sup>S</sup> by the d-clock hold transformation (see Figure 5). In order to realize  $S^H$ , the original circuit S is augmented to  $S'$  so that  $S'$  has two configurations of a normal mode and a test mode. That is, the normal mode of  $S'$  is equivalent to  $S$  and the test mode of  $S'$  is equivalent to  $S^{\pm}$  . To implement such  $S$  , we need to add an extra clock, d-hold clock, which is applied to external FFs in test mode. Although the hardware modification is required for the test generation method based on CCPT, the hardware overhead is negligible and the performance degradation does not occur. When  $S'$  is configured to the normal mode  $S$ , the normal clock is supplied to external FFs. A test application method for the normal mode  $S$  is said to be *normal testing*. On the other hand, when  $S'$  is configured to the test mode  $S^+$  , the  $d$ -clock is supplied to external FFs.  $\rm A$ test application method for the test mode  $S^\pm$  , called d-clock hold testing, is dened as follows.

Denition 9 Let <sup>t</sup> be a d-clock hold sequence. A test application method for  $S<sup>H</sup>$  which applies t as an input sequence is said to be  $d$ -clock hold testing.

#### <sup>3</sup> Testability Preservation

Here, we assume that when a circuit is given the test application method for the circuit is also given. Let  $C$  be a circuit and let  $\tau$  be a CT either or a CPT. Let  $C^+$  be a circuit obtained from  $S$  by  $\tau_+$  . Let  $F$  and  $F$  be the sets of all faults in C and C , respectively.  $\texttt{L}_i$  is constructed by  $\texttt{L}_i$  be the faulty circuit. of  $\overrightarrow{C}$  caused by f. When an input sequence t of  $\overrightarrow{C}$  is applied to <sup>C</sup> and Cf , if the response of <sup>C</sup> is dierent  $\ldots$  that  $\sigma$   $\sim$   $\mu$  , the same to be a test sequence for  $\mu$ and  $f$  is said to be testable by  $t$ .

**Definition 10** Transformation  $\tau$  is said to be a testability preserving transformation if the following three conditions are satisfied.

- (*i*) There exists a mapping  $\varphi_{\tau} : F \mapsto F'$  .
- (*ii*) For any f in F, if f is testable by the test application method of a circuit C,  $\varphi_{\tau}(f)$  is also testable by the test application method of  $C^{\tau}$
- (iii)  $f \circ \mathbf{r}$  and  $f \circ \mathbf{r}$  is the test of the test approximate by the test approximate  $f$ plication method of C,  $\varphi_{\tau}(f)$  is also not testable  $\Box$ by the test application method of  $C^{\times}$ .

Let  $\mathcal{T}(f)$  denote the set of all test sequences for f. Then, we define the property of the test generation problem reduction as follows.

**Denmition 11** For C and C, the test generation problem of  $C^{\tau}$ , if the following two conditions are satisfied

- (i) Transformation  $\tau$  is a testability preserving trans-
- (ii) Let  $\varphi_{\tau}$  be a mapping from F to  $F^{\tau}$  and let  $F'$  $(\subseteq$   $F$  ) be the set of testable faults of C by the test application method of  $C$  . For all  $I$  $\lim_{r \to \infty} r$  , uner

 $\bigcup_{t \in \mathcal{T}(f)} {\{\sigma(t)\}} \subseteq \bigcap_{g \in \varphi^{-1}(f)} \mathcal{T}(g).$ <br>Note that the condition *(ii)* means that any test sequence for a testable fault f in  $C^{\tau}$  can be transformed into that for a testable fault  $g$ , which corresponds to

## $f$ , in C by  $\sigma$ .

Suppose that a sequential circuit  $S$  (see Figure 1)  $\sim$  partitioned into a herner circuit  $\sim$   $\kappa$  and a set of exthe figure  $\mu$   $\mu$  (see Figure 1). Hence  $\mu$  be the set of the set internal FFs and let  $d$  be the sequential depth of the kernel circuit. Let  $H$  be the  $d$ -clock hold transformation and let  $S^{\pm}$  be the sequential circuit obtained from  $\pm\,\mathbf{h}$  $S$  by H (see Figure 5). Here I be the CCPT and let  $S^-$  be a circuit obtained from S by T (see Figure 3). The test application method of  $S^+$  is the d-clock hold testing and that of  $S^-$  is the normal testing. We consider a new transformation  $H\,I$  which transforms  $S^{\pm}$  .  $\qquad$ into  $S^+$  . The transformation  $H\,I$  changes each normal FF into a wire and also changes each  $\bar{d}$ -clock hold FF into a normal FF. Let  $\tau$  be any of transformations of transformation  $\tau$ ) and let  $S^{\tau}$  be the circuit obtained from S by  $\tau$ . We consider the fault mapping from the set of faults in  $\mathfrak z$  to that in  $\mathfrak z$  .

Lemma 1 Transformation  $\tau$  maintains a one-to-one correspondence between a fault on each line in <sup>S</sup> and the fault on the same line in  $S^{\tau}$ 

Proof : Transformation changes some normal FFs into wires, changes normal FFs into d-clock hold FFs, or changes  $d$ -clock hold FFs into normal FFs. Let  $\mathcal F$ be the set of an  $\pm \pm \nu$  in S such that any  $\pm \pm \nu$  in F is changed into a wire by . Let  $\mathcal{L}$  be the set of all faults in S and let  $F^{\tau}$  be the set of all faults in  $S\tau$ . Let  $F_E$ be the subset of F such that any fault in F<sub>E</sub> is neither the input direction in the output direction fault of FFs in  $\bullet$  . Therefore, each fault in F $_E$  is mapped to the rault on the same line in  $S$  . On the other hand, both  $\hspace{0.1mm}$ the input fault and the output fault of an FF which is changed into a wire are represented by a fault of the

Let  $\varphi_{\tau}$  be a fault mapping from the set of all faults in S to that in S  $\cdot$  . Let  $\varphi_{\tau}$  be the one-to-one mapping from a fault on each line in  $S$  to the fault on the same line in  $S$  . For transformation  $\tau,$  we assume that  $\varphi_{\tau}$ is restricted to  $\varphi_\tau$  .

Denition 12 Let <sup>S</sup> be a sequential circuit which is an acyclic structure. With regard to S, for any pair of a primary input and a primary output, if all the paths from the primary input to the primary output are of equal sequential depth,  $S$  is said to be a balanced  $structure[4]$ .

If a sequential circuit is a balanced structure, the test generation problem for the circuit is reduced to the combinational circuit which is replaced each FF in the sequential circuit by a wire. We consider an application of this approach to general sequential circuits. Section 4 presents a test generation method based on CCPT.

Given a sequential circuit  $S$ , a test sequence  $t$  obtained by the test generation method based on CCPT is an input sequence for the circuit  $S<sup>H</sup>$  which is transformed from the given circuit  $S$  by transformation  $H$ . Therefore, the obtained sequence  $t$  can be used as a test sequence for the circuit  $S^{\pm}$  . In order to clarify the reducibility between the test generation problem for a general circuit and that for the circuit transformed by  $H$ , we consider the reducibility between the test gen-

eration problem for a given circuit and that for each circuit transformed by each of transformations HT and  $\pm$  . The following vilocidity show the reducibility, for these transformations in two cases: when a circuit whose kernel circuit is a balanced structure and when that is an acyclic structure.

Theorem 1 Let S be a sequential circuit. If kernel circuit  $\omega_{11}$  in  $\omega_{-i\sigma}$  a sequential circuit which is a balancea structure, the test qeneration problem of  $S^{\pm}$ , which is obtained from Sby transformation H, is reduced to the test generation problem of  $S^+$  , which is obtained from  $S$  by the transformation  $T$ 

**Proof**: We show that transformation  $HT$  satisfies the two conditions (i ) and (ii ) of Denition 11.

- $\mathcal{L}$  . The show that the transformation that the transformation that the transformation that the transformation mation  $HT$  is a testability preserving transformation, we show that the three conditions  $(i)$ ,  $(ii)$  and  $(iii)$  of Definition 10 are satisfied.
	- (Definition  $10-(i)$ ) From Lemma 1, it is obvious that there exists a one-to-one mapping from faults in  $S^+$  to those in  $S^-$  .
	- (Definition 10- $(ii)$ ) Let  $f^H$  be any fault of  $S^H$ and let  $f^T$  be a fault of  $S^T$  which corresponds to  $f^*$ . We show that if  $f^*$  is testable by the<br>test application method of  $S^H$ ,  $f^T$  is also testable by the test application method of  $S^+$ . If  $J^{\pm}$  is testable, there exists a test sequence  $t^{\leftrightarrow}$  . The test sequence  $t^{\perp}$  is a *d*-clock hold sequence, be-<br>cause the test application method of  $S^H$  is *d*-clock hold testing. Let (<sup>d</sup> + 1)n be the number of vectors of  $t^+$  and let  $O^+ = o^-_1, o^-_2, \ldots, o^-_{(d+1)n}$  be an output sequence of  $S^+$  for  $t^+$ . Let  $O^+$  =  $o_{d+1}^{\ldots}, o_{(d+1)2}^{\ldots}, \ldots, o_{(d+1)n}^{\ldots}$  be a sequence extracted from  $O^{++}$  at every  $(a + 1)$ -th cycle. Let M be the  $d$ -clock hold sequence transformation and let  $M$  be the inverse transformation of  $M$ . Note that the number of vectors in  $M$  <sup>-</sup> is n. Let  $O<sup>T</sup> = o<sub>1</sub><sup>T</sup>, o<sub>2</sub><sup>T</sup>,..., o<sub>n</sub><sup>T</sup>$  be an output sequence of S<sup>t</sup> for  $M^{-1}(t^{**})$ . Then, the equation  $O^+ = O^{++}$ structure. The error caused by  $f^T$  is observed in  $\mathcal{O}^+$  because the error caused by  $f^+$  is observed in  $\overline{O^{**}}$  . Furthermore, there exists a one-to-one map-<br>ping between  $f^H$  and  $f^T$  (from Lemma 1). Thus  $f^+$  of  $S^-$  is testable by  $M^{-1}(t^+)$  if the fault  $f^+$ of  $S^+$  is testable by  $t^+$ .
	- (Definition 10-(iii)) Let  $f^T$  be any fault of  $S^T$ and let  $f^{\pm}$  be a fault of  $S^{\pm}$  corresponding to  $f^{\pm}$ . We show that if  $f^{\pm}$  is testable by the test<br>application method of  $S^T$ ,  $f^H$  is also testable by the test application method of  $S^-$ . If  $I^-$  is testable, there exists a test sequence  $t^2$ . Let  $n$ be the number of vectors of  $t^{\text{+}}$  and let  $O^{\text{+}}$  =  $o_1^*, o_2^*, \ldots, o_n^*$  be an output sequence of  $S^-$  if  $t^$ is applied to  $S^+$ . The test sequence  $t^+$  must be a d-clock hold sequence, because the application method of  $S^\pm$  is a-clock hold testing. Let M be the d-clock hold sequence transformation

and let  $M(t^+)$  be the sequence obtained from  $t^+$ by *M*. Let  $O^{\perp} = o_1^{\perp}, o_2^{\perp}, \ldots, o_{(d+1)n}^{\perp}$  be an output sequence of  $S^+$  for  $M(t^+)$  and let  $O^+$  =  $\sigma_{d+1}^{\ldots}, \sigma_{(d+1)2}^{\ldots}, \ldots, \sigma_{(d+1)n}^{\ldots}$  be a sequence extracted from  $O<sup>++</sup>$  at every  $(a + 1)$ -th cycle. Then, the equation  $O^+ = O^-$  holds because the kernel circuit is a balanced structure. The error caused by  $f^{\pm}$  is observed in  $O^{\pm\pm}$  because the error caused by  $t^{\pm}$  is observed in  $O^{\pm}$ . Furthermore, there exists a one-to-one mapping between  $f^2$  and  $f^{\text{th}}$  from the lemma 1. Thus  $f^H$  of  $S^H$  is testable by  $M(t^T)$  we if  $I^{\pm}$  of  $S^{\pm}$  is testable by  $t^{\pm}$  .

(Definition 11- $(ii)$ ) Let  $f^H$  be any  $S^H$  and let  $\hat{f}^T$  be the testable fault corresponding to  $I^-$  in  $S^-$ . Let  $M$  be the  $a$ -clock hold sequence transformation. From Lemma 1, there exists a oneto-one mapping between  $\tau^+$  and  $\tau^+$  . Furthermore, from (Denmition 10-( $iii)$ ), for  $I(T^*)$  which is the set of all test sequences of  $f^T$  by the test application method of  $S^T$ ,  $\bigcup_{t\in\mathcal{T}(f^T)}\{M(t)\}$  is a set of test sequences of  $f^\pm$  for the test application method of  $S^{\pm}$ . Thus there exists a sequence transformation  $\hspace{0.1em}$ M such that  $\bigcup_{t \in \mathcal{T}(f^T)} \{M(t)\} \subseteq \mathcal{T}(f^H)$ .

Hence the theorem is proved.

П

**Theorem 2** Let  $S$  be a sequential circuit. If kernel circuit  $\sim_K$  in  $\sim$  is a sequential circuit which is an acyclic structure, the test generation problem of  $S^{\pm}$ , , , , , which is obtained from  $S$  by transformation  $H$ , is not always reauced to the test generation problem of  $S^-$  ,  $\hspace{0.2cm}$ which is obtained from  $S$  by transformation  $T$ 

Proof : We give an example of a case when the transformation  $H\check{T}$  does not preserve testability.

We consider a sequential circuit  $S_1$  in Figure 7. We select FF2 as an external FF. Let a subcircuit, which is formed by replacing FF2 to pseudo input/output, in S1 be a kernel circuit. Note that the kernel circuit is an acyclic structure. The sequential depth of the sequential depth of the sequential depth of the sequential depth of the sequence of the kernel circuit is 1. Let  $S_1^+$  (see Figure 8) be a circuit obtained from  $S_1$  by 1-clock hold transformation and





**Figure 8:** Sequential circuit  $S_1^+$ .

let  $S_1^+$  (see Figure 9) be a circuit obtained from  $S_1^-$  by  $T$  . We consider a s-a-1 (stuck-at-1) fault  $f1$  on signal e in  $s_1$ . The fault  $J_1^{\perp}$  corresponding to  $J_1$  exists in  $s_1^{\perp}$ (see Figure  $\delta$ ). Similarly, the fault  $f_1^2$  corresponding to  $f_1$  exists in  $S_1^T$  (see Figure 9). The test application method of  $S_1^H$  is 1-clock hold testing. We can find a<br>test sequence  $t_1^H$  for  $f_1^H$  such that  $t_1^H = [0011]$ . We observe the error caused by  $f_1^\ast$  at the third cycle when  $t_1^{\text{-}}$  is applied to  $S_1^{\text{-}}$  (see Figure 10). On the other<br>hand, the fault  $f_1^T$  of  $S_1^T$  is untestable fault because we can not control signal  $c$  to 1 and signal  $e$  in  $\mathcal{S}_{1}^{+}$  to 0 at the same cycle (see Figure 9). Hence the theorem is proved.  $\Box$ 

 $\blacksquare$  is a sequential cheater which is a balanced structure, the test generation problem of <sup>S</sup> is not always reduced to the test generation problem of  $S^T$ 

Proof : We give an example of a case when the transformation  $T$  does not preserve testability.

We consider a sequential circuit  $S_2$  in Figure 11. We select FF3 and FF4 as external FFs. Let a subcircuit, which is formed by replacing each external FFs by pseudo input/output, in  $S_2$  be a kernel circuit. Note that the kernel circuit is a balanced structure. Let  $S_2^T$ (see Figure 12) be a circuit obtained from  $S_2$  by  $\bar{T}$ . We consider a s-a-1 fault  $f_2$  on signal c in  $S_2$ . The rault  $J_2^2$  corresponding to  $J_2$  exists in  $S_2^2$  (see Figure  $12$ ). We can have a test sequence t $2$  for  $12$  such that

 $\begin{bmatrix} 0 & 1 & X & 0 & 1 & X \\ 0 & 0 & 0 & 0 & X \end{bmatrix}$  $[0XX1XX]$  . We observe the error caused by

 $f_2$  at the sixth cycle when  $t_2$  is applied to  $S_2$  (see Figure 13). On the other hand, the fault  $f_2^-$  in  $S_2^-$  is untestable fault because we can not control FF3 to 1 and  $r_{1}r_{2}$  to 1 at the same cycle (see Figure 12). Hence the theorem is proved. <sup>2</sup>  $\sum_{i=1}^{\infty}$  is a sequential circuit which is an acyclic structure, the test generation problem of <sup>S</sup> is not always reduced to the test generation problem of

Proof : It is obvious from Theorem 3 and {acyclic structure  $\geq$  {balanced structure}.  $\Box$ 

#### $\boldsymbol{4}$ Test Generation Method

In this section, we propose a test generation method using CCPT. We assume that a circuit structure of a kernel circuit is a balanced structure. The reason of this assumption is that if a kernel circuit is a balanced structure, the test generation problem of  $S^\pm$  can be reduced to the test generation problem of S<sup>+</sup> (from Theorem 1). However, even if the kernel circuit is



5

 $S^T$ 





**Figure 11:** Sequential circuit  $S_2$ .



a balanced structure, the test generation problem of  $\sim$  can not always be reduced to the test generation. problem of  $S^-$  (from Theorem 3). That is, the set of  $\hspace{0.1mm}$ faults detected in  $S<sup>T</sup>$  with a test sequence obtained by test generation for  $S<sup>T</sup>$  differ from that in S by a test sequence obtained by test generation for  $S$ . We evaluate the difference between faults detected in  $S$ and those in  $S<sup>T</sup>$  by experiments in Section 4.2.

## 4.1 Processes of Test Generation and Application

 $\Delta$  coset  $\alpha$  given sequential circuit and let  $\alpha$   $\beta$  be a balanced kernel circuit of S. Let  $\mathbb{Q}_E$  be a set of external FFs and let QI be a set of internal FFs. Let d be the sequential depth of SK. The test generation method using CCPT consists of the following four steps:

- 1. Partition S (see Figure 1) into SK and  $\Psi_E$  (see Figure 2).
- 2. Transform Sinto a circuit <sup>S</sup><sup>T</sup> (see Figure 3) by
- 3. Generate a test sequence  $t^T$  for  $S^T$  by applying a test generation algorithm to  $S<sup>T</sup>$ .
- 4. Transform the test sequence  $t^T$  generated at step  $\qquad t^T$  $3$  into a  $a$ -clock hold sequence  $t^+$  by  $a$ -clock hold  $\qquad 0$ sequence transformation.

The test application method corresponding to the test generation method using CCPT consists of two steps:

- 1. Transform  $S$  into a sequential circuit  $S^{\pm}$  (see Figure 5) by the  $d$ -clock hold transformation.
- 2. Apply the sequence  $t^{\text{++}}$  to  $S^{\text{++}}$  and observe the response.

#### 4.2 Experimental Results

In order to estimate the effectiveness of the proposed test generation method, we implemented it and experimented on test generation with ISCAS'89 benchmark circuits. In our experimentation, we used the FASTEST test generation algorithm[6] on the S- 4/20 model 712 (Fujitsu) workstation. Table 1 shows circuit characteristics of ISCAS'89 benchmark cir- $\frac{1}{2}$  . The rest columns  $\frac{1}{2}$  ,  $\frac{1}{2}$  and  $\frac{1}{2}$  shows a point  $\frac{1}{2}$  shows a poin the number of gates, PIs, POs and FFs, respectively.

A procedure of CCPT was implemented in a C language program. The program consists of the following three steps: finding a subcircuit which is an acyclic structure in a original benchmark circuit  $S$  as to find a MFVS (Minimum Feedback Vertex Set)[7] in  $S$ , finding a subcircuit which is a balanced structure in the acyclic subcircuit as a kernel circuit, and transforming  $S$  into  $S^\pm$  by replacing each internal FF of  $S$  with a wire. The second step of finding a balanced subcircuit is described in [4]. In our experiments, the second step of the program finds more simply a balanced subcircuit.

Table 2 shows circuit characteristics after CCPT. Column #I-FF and #E-FF show the number of internal FFs and external FFs, respectively. The internal FFs are changed into wires. Column  $\tilde{d}$  shows sequential depths of kernel circuits and  $cpu(sec)$  shows CPU time (in seconds) required to CCPT.

Table 3 shows the experimental results of the FASTEST. Column #fault shows the number of faults. Column  $S$  shows the results of test generation for  $S$  and column  $S^-$  shows the results of test  $\hspace{0.1mm}$ generation for ST. For both cases, the fault coverage of generated test sequences is shown in column  $\%$ f.cov.. Column cpu $(sec)$  shows CPU time (in seconds) required to generate the test sequence. Column  $#$ vec. in column S shows the number of vectors (or length) of the generated test sequence and column  $\frac{1}{\# \text{vec.}}$  in column  $\overset{\circ}{S}^{T}$  shows the number of vectors of the d-clock hold sequence which is transformed from the test sequence generated for  $S<sup>T</sup>$  by the d-clock hold sequence transformation, i.e., [the number of vectors of generated test sequence for  $S^-$  |  $\times$  | $a+$  1]. From this experiment, with regard to the fault coverage and the



Table 1: Circuit characteristics of ISCAS'89 benchmark circuits.



test generation time, the result of  $S^-$  is better than  $\hspace{1cm}$ the result of  $S$  for five circuits s382, s400, s444, s713 and s1423. The test generation time of  $5^+$  is less than  $\hskip100pt\hskip10pt\hskip10pt$ that of <sup>S</sup> for four circuits s1196, s1238, s9234.1 and s9234. In this case, the difference between the fault coverage of  $S$  and that of  $S^+$  is not observed. The test generation time of  $S^-$  is less than of  $S$  at two circuits seite communities and side such coverages are degraded a little. For the other circuits, the difference between the fault coverage of S and that of  $S<sup>T</sup>$ is small.

Next, we estimate the difference between the set of faults detected in  $S$  and that in  $S^+$  . The difference is shown in Table 4. The number of faults detected in S and in S<sup>+</sup> are shown in column  $\#Sp$  and  $\#Sp$ , respectively. Column  $\#S_D S_{UD}^T$  shows the number of faults detected in S which is not detected in  $S^T$ . Inversely, column  $\#S_{UD}S_D^T$  shows the number of faults not detect in S which is detected in  $S^ \#S_{UD}S_D^$ is superior to  $\#S_D S_{UD}^T$  for five circuits s382, s400, s444, s713 and s1423 that are improved by the proposed method for both the fault coverage and the test generation time. As an example, consider the circuits s400 and s713. For these circuits, all faults detected

Table 2: Circuit characteristic after the CCPT.

circuit	$#I$ -FF	$\#E$ FF	$\boldsymbol{d}$	cpu(sec)
s382	6	15	1	0.45
s400	6	15	1	0.44
s444	6	15	1	0.54
s641	4	15	1	1.71
s713	4	15	1	2.21
s953	23	6	1	2.08
s1196	$\overline{2}$	16	1	2.07
s1238	$\overline{2}$	16	1	2.01
s1423	$\overline{2}$	72	1	4.70
s5378	55	124	$\overline{2}$	44.65
s9234.1	18	193	4	162.00
s9234	18	210	4	161.50
s13207.1	197	441	8	429.57
s 13207	198	471	8	418.67

in  $s$  are also detected in  $s^\perp$  and furthermore several  $\blacksquare$ raults not detected in  $S$  are detected in  $S^+$ . For circuits s1190, s1238, s9234.1 and s9234,  $\# \textit{Supp} \, \tilde{D}$  and  $\#$ 5 $_D$ 5 $_{\bar U D}$  are 0, i.e., detected faults are the same for both  $\tilde{S}$  and  $S^T$ . Therefore their fault coverage are equal.

As seen in the above observation, the proposed method increases the number of test vectors. However, in return for this disadvantage, the proposed method can reduce test generation time for most circuits and can increase fault coverage for several circuits.

#### 5 **Conclusions**

cuit pseudo-transformation and distinct hold transformation and de-clock transformation In this paper, we have proposed a test generation method based on combinational circuit pseudotransformation and have presented k-clock hold testing which is a test application method using a test sequence generated by the proposed method. We have considered test generation problems of an original circuit and its transformed circuits by combinational cirmation, and also claried the reducibility of those test generation problems. Furthermore, we estimated the effectiveness of the proposed method by experiments using benchmark circuits. The proposed method could reduce test generation time for most circuits and could

			S			$S^T$	
circuit	$#$ fault	$\#$ vec.	$\%$ f.cov.	cpu(sec)	$\#$ vec.	$\%f_{\text{.cov.}}$	cpu(sec)
s382	764	51	55.63	630	172	82.98	399
s400	800	51	54.63	680	140	81.00	388
s444	888	47	18.92	1680	174	79.73	410
s641	1278	146	87.32	48	318	87.25	53
s713	1426	137	83.10	234	282	83.24	233
s953	1906	12	7.92	20	14	7.82	14
s1196	2392	347	99.87	210	768	99.87	204
s1238	2476	368	96.65	555	668	99.65	515
s1423	2846	550	87.16	7298	954	88.97	5627
s5378	10590	856	78.57	154397	1605	77.75	168018
s9234.1	18468	51	10.02	236206	245	10.02	212121
s9234	18468	$\overline{4}$	0.38	3170	20	0.38	3059
s13207.1	26358	117	11.64	226916	513	11.53	188256
s13207	26358	161	7.23	250668	702	6.84	153687

Table 3: Experimental result of FASTEST.

Table 4: The difference between faults detected in  $S$  and faults detected in <sup>S</sup><sup>T</sup> .

circuit	$#S_D$	$#S_D^T$	$\#S_D S_{UD}^T$	$#S_{UD}S_D^T$
s382	425	634	3	212
s400	437	648	3	214
s444	168	708	0	540
s641	1116	1115	1	$\theta$
s713	1185	1187	0	$\overline{2}$
s953	151	149	3	1
s1196	2389	2389	0	$\theta$
s 1238	2393	2393	$\theta$	0
s1423	2481	2532	14	65
s5378	8821	8234	182	95
s9234.1	1851	1851	0	$\theta$
s9234	70	70	0	0
s13207.1	3069	3041	40	12
s13207	1906	1803	103	0

increase fault coverage for several circuits.

## Acknowledgments

We would like to thank Profs. Toshimitsu Ma suzawa and Michiko Inoue for their valuable discussions.

#### References

- [1] M. Abramovici, M. A. Breuer and A. D. Friedman: Digital System Testing and Testable Design, IEEE Press, 1995.
- [2] A. Balakrishnan and S. T. Chakradhar: Software Transformations for Sequential Test Generation, IEEE  $4th$  Asian Test Symposium, pp. 266-272, November 1995.
- [3] G. D. Micheli: Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.
- [4] R. Gupta, R. Gupta and M. A. Breuer: The  $B_{AB}$ Scan Design, IEEE Transactions on Computers, Vol. 39, No. 4, pp. 538-544, April 1990.
- [5] H. Fujiwara, S. Ohtake and T. Takasaki: Sequen- $G$ eneration  $G$  and  $I$  and Japanese), IEICE , Vol. J80-D-I, No. 2, pp. 155{ 163, February 1997.
- [6] T. P. Kelsey, K. K. Saluja and S. Y. Lee: An Efficient Algorithm for Sequential Circuit Test Generation, IEEE Transactions on Computers, Vol. 42, No. 11, pp. 1361-1371, November 1993.
- [7] S. T. Chakradhar, A. Balakrishnan and V. D. Agrawal: An Exact Algorithm for Selecting Partial Scan Flip-Flops, Proceedings of 31th ACM/IEEE Design Automation Conference, pp. 81-86, June